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Abstract. A method for model checking of microcontroller code is presented.
The main objective is to check embedded C code including typical hardware
specific ingredients like embedded assembly statements, direct memory accesses,
direct register accesses, interrupts, and timers, without any further manual pre-
processing. For this purpose, the state space is generated directly from the as-
sembly code that is generated from C code for the specific microcontroller, in our
case the ATMEL ATmega family. The properties to be checked can refer to the
global C variables as well as to the microcontroller registers and the SRAM. By
this approach we are able to find bugs which cannot be found if one looks at the
C code or the assembly code alone. The paper explains the basic functionality of
our tools using two illustrative examples.
1 Introduction
In recent years industries have recognized model checking as a promising tool
for the development of embedded systems. Many embedded systems are used in
safety critical environments. Full testing of the systems is often not possible be-
cause it is too time consuming or too expensive. However errors in these systems
may lead to fatal events. A replacement of the software while in operation is of-
ten too difficult or not possible as it is in desktop systems. Hence the industries
would like to verify their systems.
In most embedded systems microcontrollers are used. The programs for mi-
crocontrollers are in the majority of cases written in the C language. Therefore
it can be expected that in almost all embedded software projects in some phase
there exists C code for microcontrollers. We want to use this C code for model
checking. The model checking should be done without the need to manually pre-
process the program. For an adoption of model checking in the industry it is
not feasible that a developer uses hours of her time to prepare programs for the
verification. If model checking is to be used in industry, it is mandatory that the
programs that are created in the development can be used for verification with-
out manual preparation. Furthermore, a manual preprocessing could introduce
new errors or mask existing errors.
The C code used for programming software for microcontrollers often contains
hardware dependent constructs as:
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– direct hardware and memory accesses,
– embedded assembly instructions,
– use of interrupts and timers.
These microcontroller specific constructs are often used in software for em-
bedded systems and important for the operation of the embedded system. They
vary significantly between different microcontroller families, and can not be ab-
stracted away in the verification procedure without the loss of crucial details.
Contribution To address these challenges, we developed a practical method to
apply model checking to microcontroller programs which works directly on the
level of assembly language. In principle, we can deal with programs written in
any programming languages by first compiling them with commonly available
compilers.
As platform for our experiments we have chosen the popular ATMEL AT-
mega family of controllers. We can handle all commonly used hardware details,
and some of the more esoteric features. Despite the necessity to select a spe-
cific microcontroller family, our method is easily retargetable to others. Much of
the work can be transferred straightforwardly. As expected, the main effort of
supporting a new controller lies in the support for special-purpose features.
While commonly embedded systems developers have little problems dealing
with microcontroller assembly, it is not very appealing to only work at such
low levels, especially if the input program was written in another language. We
exploit debugging information emitted by compilers during the translation phase
to maintain a link between the input program and its translation into assembly.
Advantages Our approach has several advantages. The code which finally is
deployed to the hardware is checked, and not an intermediate representation. All
errors that could be introduced during the development process can be found,
including compiler errors, misunderstanding of semantics, or misunderstanding
of the behavior of the underlying hardware. Platform-specific errors can be found
which are not visible in the original C code; an example for such an error is given
in Section 6.1. In fact, not even the C source code needs to be given. Users
are not forced to create an environment, make annotations, or apply manual
abstractions. We support assertions about features of the C code, about features
of the hardware, and about features of the assembly code.
Overview The rest of this paper is organized as follows. In the next section
we review related model checkers which we evaluated before starting our own.
In Section 3, we discuss in detail how current approaches fall short, and how we
intend to fix the situation. In Section 4, we briefly describe the ATMEL ATmega
16 microcontroller. In Section 5, we describe two possible approaches to translate
assembly programs into a representation suitable for model checking algorithms.
After that, some encouraging first results of applying these approaches are pre-
sented in Section 6. We conclude with some remarks about our experiences and
future work.
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2 Related Work
As programs of interest to us are written in C with parts in microcontroller-
specific assembly language, our work is related both to C code model checkers,
and assembly code model checkers.
Today, many C code model checkers are in existence, most of them con-
centrating on the verification of ANSI C code. Their primary goal is to verify
hardware-independent parts of a program. Most of them are used for verification
of drivers and protocols. In contrast, we want to model check C code that is
written for a specific microcontroller. In a previous study [1], we found that gen-
eral purpose C code model checkers are not able to model check this specific C
code. Two reasons can be identified. First, many C code model checkers restrict
the set of supported ANSI C constructs. The second reason is that none of them
support hardware-specific extensions, e. g., global variables which mask access to
I/O ports, embedded assembly statements, interrupts and timers.
However, in embedded C programs all these features are used and therefore
many of the C code model checkers are not even able to correctly parse such
programs. Others abort with error messages when encountering direct memory
accesses (dereference of a pointer which is a constant). None of them was able
to model check a simple program written for a microcontroller [1]. Even if they
would be able to build the state space for these programs, the negligence of the
underlying hardware would in many cases result in a state space that is too large.
Details are explained in Section 4 and 5.
For many of these C code model checkers the user has to prepare the source
code with annotations, create manual abstractions, or to provide an environment
to close the system [2]. In this work we try to automate this step as much as
possible by exploiting detailed knowledge of the underlying hardware.
Additionally, the specification features provided by many of the C code model
checkers are not adequate for creating specifications for embedded systems (e. g.,
only reachability, and only through source code annotations).
The State Exploring Assembly Model Checker StEAM [3] model checks ma-
chine code for the Internet C Virtual Machine (ICVM), which is compiled from
C/C++ source code. The main focus of StEAM is model checking of parallel
C++ programs. It builds the state space by monitoring a modified version of
the ICVM. The ICVM simulates the program on assembly code level. StEAM
depends on a modified version of the GCC compiler. If a new version of GCC
has to be used, it has to be adapted again. In our approach, we can use the
GCC compiler as it is. StEAM is able to model check ANSI C code and standard
C++ code. The same restrictions apply which we lined out for the C code model
checkers, regarding their hardware independence. However, a similar approach is
used to generate the state space of a program.
3 Deriving Models from Microcontroller Programs
In this section, we review how models suitable for checking properties on have
been constructed traditionally, why this is unsatisfactory for our setting, and
how we can take advantage of the often under appreciated simplicity of assembly
language to reach our goals, even with less work.
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3.1 Models for Checking: Where They Come From
Explicit-state model checking is usually carried out in several steps. Traditionally,
the artifact to be verified is manually described with a modeling language. From
this model, a (possibly labeled) state transition system is derived (its reachable
part is called state space), which then is used to check properties given in a tem-
poral logic like LTL or CTL, and to provide a proof in terms of a counterexample
or a witness. The verification algorithms for the last step are well-known. Conve-
niently, they can be formulated as some kind of graph search. In the remainder
of this section, we will focus on how to construct a suitable input graph for these
algorithms from the artifacts we want to check: microcontroller programs.
As mentioned, the construction of a model used to be a manual step. This
allows the modeler to create concise models of exactly those parts of an artifact
which are relevant for the properties to check. However, it is clear that this
process also is a potential source of errors, as the relation between the actual
artifact and the model is informal, for several reasons.
Modeling languages like finite-state machines, CCS, etc., provide a simple
mathematical framework with formal semantics, and thus often do not provide
sufficient expressivity to comfortably map all details of a program one-to-one
into this framework. Other modeling languages, like Promela [4], are patterned
to resemble conventional high-level programming languages. However, this incurs
more complicated semantics. It becomes harder to convince ourselves whether our
intentions are really reflected by the models. Also, the translation into transition
systems becomes more involved.
Despite their extensions, we don’t know of any modeling language suitable
for model checking which includes direct ways to express the specifics of micro-
controller hardware. We still have to resort to describing them indirectly (incon-
venient), or abstracting from them completely. Furthermore, some abstraction is
often needed to make the model checking task tractable, otherwise the generated
state space is too big to be handled even by modern computers3.
3.2 Software Model Checking: Eliminating the Middleman
While ultimately is seems not feasible to completely replace all manual abstrac-
tions, software model checking tries to eliminate one source of human error by
automating the translation of the program into a model suitable for verification
algorithms. The programming language in which our program is written becomes
the input formalism from which a transition system can be derived.
To base ourselves on a solid foundation, we need to assign unambiguous
meaning to a program through the operational semantics of the programming
language it is written in. In an explicit-state setting, we can then obtain the
transition system of a concrete program by interpreting it stepwise. Each step is
a state in its state space. Edges of the transition system are induced by relating
each two of such consecutive steps.
However, the fact that we deal with microcontroller programs complicates our
setting, even if we restrict ourselves to a specific microcontroller. It is common
that we have to deal with programs written in C, C++ and SystemC, often
3 There is little practical value in drawing a distinction between infinite and simply too large
state spaces.
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mixed with hardware-specific assembly language. Each of the high(er)-level lan-
guages is challenging to handle in completeness, let alone formalize, as the CIL
(C Intermediate Language) project found out [5]. In part, this is due to the fact
that real-world programs often are not conforming to the respective language
standard, they invoke undefined behavior, and use compiler-specific extensions.
The standards themselves are large, informal, and bugged with many dark cor-
ners.
It is not surprising that conventional software model checkers have problems
dealing with the intricacies of programs we are interested in [1]. In addition, they
cannot deal with embedded assembly parts at all.
3.3 Towards a Manageable Approach
Reconsidering the setting that we find ourselves in—dealing with several in-
put languages, embedded assembly language, and hardware specifics—it seems
obvious that we cannot avoid dealing with the lowest layer: hardware-specific as-
sembly. However, as it turns out, selecting assembly as the only input language
that we deal with even has several advantages over existing high-level language
approaches:
– Existing compilers can do the grunt work of “understanding” high-level lan-
guages. We leave this task to the respective domain experts, and rather con-
centrate on how to deal with their (simpler) output. Specifically, we consider
only object code, which can be viewed as the canonical representation of a
program for a specific hardware platform. As nice side effect, we can check
programs for which we have no access to their original source code.
– In principle, model checking tools adopting this approach can deal with a
number of languages for which exist compilers to our chosen target platform.
– Compilers implement all kinds of non-trivial optimizations on programs be-
fore emitting executable code, and interactions between such optimizations
make it hard to ensure their correctness. In general, programs exhibit different
run-time behavior depending on the level of optimizations in the compilation.
By using the assembly output of a compiler, we implicitly make the entire
compilation process part of our model. In other words, we can actually de-
tect situations in which a compiler introduces a bug in an otherwise correct
program, thus letting it behave as not intended.
– Assembly language is geared towards direct execution in hardware, and as
such it is simple, instructions have well-defined and often strictly local effect
on the processor state, and it bears little redundancy. In addition, reference
manuals for an assembly language are sufficiently formal that it is mostly
straight-forward to derive operational semantics from them. This in turn
enables us to obtain a state transition system from a program by emulating
the microcontroller as a whole!
However, the dependency on an external compiler brings along some addi-
tional challenges. Users expect the outcome of a model checking run to be given
relative to their input language, that is, they would rather like to deal with
properties and counterexample in terms of, e.g. C, than assembly, if possible
(cf. section 6.1). Fortunately for us, most compilers can emit detailed debugging
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information along with the actual assembly code. Translating back and forth be-
tween input program and assembly then is a matter of threading this information
through the model checking process, but does not pose too many difficulties.
Another issue is that some properties, which are easily deducible from a
high-level program, are obscured by the compilation process with its possible
optimizations. Here, debugging information helps to recover them as well, at
least in parts. Some loss is usually unavoidable.
Programs requiring some kind of input, usually through special hardware
support, also need special consideration. Such programs are considered open,
and explicit-state model checking algorithms can only deal with closed systems,
where an environment providing the input is part of the model.
The type of expected input is to some degree implicitly encoded in a program
itself, however usually not in a conveniently accessible form. A separate line of
research is devoted to methods for automatically closing open systems [2].
We stress that part of the simplicity of this approach also stems from the
fact that we are dealing with a very restricted setting which plays out in our
favor. The class of programs we are dealing with are usually small, largely self-
contained, sequential (except for interrupt handlers), and finite-state. They are
designed to execute within very small amounts of memory, and have limited
capabilities to interact with the outside world. Recursion and dynamic memory
allocation are rare as well. These traits play into our hands, as they simplify the
model checking process.
4 ATMEL ATmega 16 microcontroller
We decided to use the ATMEL ATmega 16 microcontroller. It was used before
at the embedded software laboratory. It has has simple and clean architecture
and it is widely-used. Many real-world example can be found in the Internet.
Furthermore there exists a big pool of programs at the embedded software lab-
oratory.
The ATMEL ATmega 16 is a low-power CMOS 8 bit microcontroller based
on a RISC architecture. It has inter alia the following features:
– 16 KB flash memory, 1 KB internal SRAM, 512 Bytes EEPROM
– 4 I/O Ports 8-bit, 3 Timer Counter Units, 20 vectorized interrupts
It can be programmed via assembly or C language and it is supported by the
GCC compiler. It is e.g. used to control sensors and actuators on lower field-levels
in industrial controll systems. Another application area are sensor networks.
Microcontrollers differ from normal microprocessor. Additional to the CPU
a microcontroller consists of specific hardware features as timers, interrupts, I/O
ports, etc. All these features are accessed through defined I/O registers. These
I/O registers are accessed directly by their addresses. They are important for
the operation of the microcontroller. Most work is done by means of these I/O
registers. It is not possible to abstract from these registers. Since most of the
additional hardware features are used via more than one register, these registers
influence each other. E.g. a write to register DDRA influences the behavior of
register PORTA. The interaction between these registers is not static, it may
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change during the operation of the microcontroller. A static abstraction could
not reflect the correct behavior.
As the microcontroller interacts via the I/O registers with its environment
and we wanted to keep the system open [2], we had to introduce nondeterminism.
The nondeterminism is needed for e.g. external interrupts, read accesses to ports,
and Analog to Digital Converter (ADC). In both approaches we try to limit
the over-approximation induced by this nondeterminism by taking advantage of
the hardware architecture. The concrete implementation differs slightly in both
approaches. There are other microcontroller specific features that require extra
treatment but we can not list them here due to space constraints.
5 Approaches
In this section two approaches and the implementations of theses two approaches
to model check assembly code for microcontrollers are described. The first ap-
proach uses an existing simulator to build the state space. It was developed at
the embedded software laboratory. The second approach translates the assem-
bly code together with a description of the microcontroller into bytecode for an
exiting virtual machine. It was developed during a diploma thesis that was done
in a cooperation between the embedded software laboratory and the CWI. Both
approaches use explicit state model checking. The first does CTL and the second
does LTL model checking.
5.1 Using an existing Simulator
The first approach is implemented in the model checker [mc]square as proposed
in [1]. [mc]square stands for Model Checking MicroControllers. In this approach
parts of an existing simulator are used. This specific implementation uses parts
of the cycle accurate simulation framework Avrora4 [6]. Avrora is mainly used
to simulate a network of sensor nodes. A core component of Avrora is the so
called interpreter. This interpreter takes a state and evaluates the instruction of
this state. In the interpreter all instructions that the ATMEL ATmega family
supports are implemented. Avrora also models the complete hardware of the
microcontroller. We had to change some components of Avrora to be able to use
it for building the state space.
This approach is divided into the following four steps:
– Preprocess the formula.
– Build the entire state space.
– Model check the generated state space.
– Create the counterexample.
In the first step the user-provided formula is preprocessed. The formula is
transformed into a formula that only contains the CTL operators EX, EU , and
EG. All other temporal operator can be expressed with these operators [7].
In the next step [mc]square builds the state space. In the beginning the
initial state is put on the stack. [mc]square takes the first state from the stack.
Then it passes the state to Avrora and calls a step method. This step method
4 http://compilers.cs.ucla.edu/avrora
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executes the interpreter on this state. The interpreter evaluates the instruction.
After that [mc]square takes the newly created state and searches in the hash
table that stores the state space if this state already exists. If it exists, this
state is discarded and the next state is taken from the stack. But if the state
does not already exist, it is added to the state space. Before it is added to the
state space, the data that is attached to this state is compressed via run-length
encoding (lossless compression algorithm). The data contains the complete data
address space of the microcontroller. The new state is given to Avrora and the
step method is called again. This is repeated until the stack is empty and no
new state is found. The build process of the state space is completed when this
situation is reached.
The above described procedure applies in case only deterministic successor
states occur. As described before some features of the microcontroller require
nondeterminism when model checking the code. But the interpreter can not
handle this nondeterminism because normally every state in Avrora only has
one deterministic successor. To handle this [mc]square prepares the states that
have nondeterministic successors (e.g. a read of an I/O port). If it encounters
such a state, it calls a component called splitter.
The splitter is a part of [mc]square. It analyzes the state and computes the
number of states that have to be created from this state. After that it creates all
these states by setting the value of the nondeterministic register that is accessed
in the current instruction. That means if an I/O register is read and four bits
of this I/O register are nondeterministic, it creates 16 states from this state
and in every of these 16 states it sets the I/O register to a different value.
Thereby it creates from one state with nondeterministic successors 16 states
that each have one deterministic successor. Hence all possible values are covered.
The intermediate states are not added to the state space.
Through these changes the interpreter of Avrora is now able to handle these
intermediate states. [mc]square iteratively passes the intermediate states to Avrora.
Avrora executes the interpreter on each of these states. After that [mc]square
adds the resulting states to the state space and to the stack. The state that
accessed the nondeterministic register is set as the predecessor of these states.
The intermediate states do not occur in the state space at all. The I/O register
that was accessed is still nondeterministic. I.e. in the next read to this I/O regis-
ter this procedure is repeated. The number of possible successor states that the
splitter component creates depends on the hardware feature that is accessed in
the corresponding instruction (cf. 4) and on the current state of this hardware
feature.
After the state space is build it is checked via a standard CTL model checking
algorithm. Only the three operators EX, EU , and EG are implemented. The
algorithm for EG and EX were taken from [7]. The algorithm for EU was
taken from [8]. We used non-recursive versions of the algorithms for performance
reasons. If a formula is invalid, [mc]square generates a counterexample. This
counterexample is then presented as a graph or can be traversed in the C code
and assembly code file.
If this approach is to be extended to handle another microcontroller, one
has to exchange the simulator and to adapt the interface to the new simulator.
The model checking algorithm and most parts of the splitter can be reused. The
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advantage of this approach is that an existing simulator can be used to build
the state space. If no simulator exists for the new microcontroller or the existing
simulator can not be adapted, one has to write a basic simulator on its own. If
an existing simulator is to be used, the effort that is needed to adapt it can vary.
It depends on the features the simulator supports and how it implements these
features. [mc]square only needs some basic functions to communicate with the
simulator. A function to pass a state to the simulator, a function to get a state
from the simulator, and a step function to execute an instruction.
5.2 Translation to Bytecode
The second approach is implemented in Model Checking of Embedded Systems
Software (MCESS) [9]. This approach translates given assembly code together
with a description of a microcontroller into the input language of an existing
virtual machine for state space generation (NIPS VM) [10].
NIPS VM operates on an assembly-like bytecode, and is intended as a generic
intermediate layer for the translation of modeling languages. Therefore, the main
task in the second approach is to translate the microcontroller assembly code into
bytecode. In addition to that, the microcontroller hardware has to be represented
in the NIPS VM.
This translation is initially developed for the ATMEL ATmega 16, but it is
possible to modify any microcontroller specific information, like memory layout or
instructions semantics without modifying the implementation of the translation.
This is done by means of a Domain-Specific description Language based on the
Register Transfer Language (RTL-DSL). Some kind of register transfer language
is commonly used in microcontroller documentations to describe the effects of
assembler instructions on the microcontroller hardware. Thus, this information
can be directly copied from the documentation to the RTL-DSL specification,
to describe the instruction semantics of the microcontroller. A description of the
memory layout with the number of general purpose registers, special purpose
registers, SRAM size, etc. can also be taken directly from the ATMEL documen-
tation. Because of the external RTL-DSL specification it is possible to adapt the
translation and hence the model checker to other microcontrollers.
The information in the specification is used to create a representation of a
microcontroller state and to perform the translation of the assembly code into
the bytecode.
Up to this point the model checker has every information to compute the
deterministic successor of a state resulting from the execution of one assembler
instruction. However, special care has to be taken for accesses to microcontroller
features which depend on interaction with the environment. For these situations
additional code fragments for the access to special purpose registers have to be
added to the RTL-DSL specification. These fragments are executed each time
the memory address of the appropriate register is read or written instead of
loading or storing the deterministic value. For example, if the program accesses
the special purpose register containing the value of an extern port and this port is
configured as input, the code fragment has to simulate every possible value that
can possibly occur at this port. These code fragments which serve as abstractions
for real accesses to memory locations are implemented directly in NIPS VM
bytecode and are added during the translation of the assembly code.
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The model checking process using MCESS works as follows. The C code
checked is compiled to its assembly code representation and given to the trans-
lation unit, together with the specification of the microcontroller. Since MCESS
does LTL model checking the user has to provide an LTL formula which specifies
the desired behavior of the program. Then the assembly code and the RTL-DSL
specification are used to create the model of the program running on the specified
microcontroller. The formula is also encoded in the model in terms of a Buechi
automaton. This automaton runs simultaneously with the system and accepts
every run which falsifies the formula. Thus the formula is satisfied on all paths
of the system if the resulting state space does not contain any accepting cycles
[11]. This is checked with a nested depth-first search algorithm [12].
The advantage of translating assembly code into NIPS VM bytecode is that
once this is done, generic algorithms can be used for the following steps in the
model checking process, like static analyses and the actual LTL model checking.
Also, it enables easy connection to existing distributed verification tools [13].
6 First Results
In this section two programs are presented that are used to show the basic fea-
tures of both implementations. The first program was written as part of a diploma
thesis. This thesis is done in corporation between the embedded software labora-
tory and the CWI. For clarity only a small part of this program is presented here.
This part still contains an error that can not be found by C code model checking.
This error is typical for software used in embedded systems. The second program
was created in a laboratory course at the embedded software laboratory. It shows
an error that only occurs if two interrupts are raised at the same time.
6.1 Faulty Write to an Integer
The first program is shown in Listing 1.1. Due to space constrains, we present
this small part of a bigger program. This part still contains an error that is often
found in programs for embedded systems.
In this program one I/O port and one external interrupt are used. In the main
loop a variable i is incremented from 0 to 300. There is an external interrupt
that may be triggered from outside. In the interrupt handler of this external
interrupt port A is set to a value depending on the value of i. If i < 150 port
A is set to 0x00 and if 150 <=i <= 300 port A is set to 0x55. At the end of the
interrupt handler port A is set to 0xff. The formula we want to verify is (1).
AG (in interrupt handler = 1⇒ i ≤ 300) (1)
This formula states that if the program is in the interrupt handler, the variable
i is always less or equal to 300. In the original program a bigger value than 300
resulted in an error. Looking at the C source code the program should satisfy
specification (1), but both model checkers report a counterexample which shows
that there exists a state where the interrupt handler is executed and the value
of i is 511. If you take a look at the assembly code representation of the i++;
instruction in line 16 you see that the assignment of a new value to the memory
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Listing 1.1. Faulty Write to an Integer
1 #include <avr/io.h>
#include <avr/interrupt.h>
#include <avr/signal.h>
volatile int i=0;
6 char in_interrupt_handler = 0;
int main (void){
DDRA = 0xff; // PORTA as output
PORTA = 0xff;
11 MCUCSR = MCUCSR | (1<<ISC2); // IR 2 with falling edge
GICR = GICR | (1<<INT2); // ext IR 2 activated
sei(); // global IR enable
while (1){
while(i<300){
16 i++;
}
i = 0;
}
}
21
SIGNAL (SIG_INTERRUPT2){
in_interrupt_handler = 1;
if (i < 150)
PORTA = 0x00;
26 else if (i <= 300)
PORTA = 0x55;
PORTA = 0xff;
in_interrupt_handler = 0;
}
location of i is done by two subsequent assembler instruction. The first instruc-
tion stores the higher and the second instruction stores the lower byte of the
integer value. The counterexample shows that an interrupt was triggered exactly
in between of those two instruction when the value of i was 255 = 0x00FF. This
means that the first instruction already stored the high byte of the new value
256 = 0x0100 which resulted in the value 511 = 0x01FF in the memory location
of i. As soon as the variable in_interrupt_handler is set to 1 after the interrupt
was triggered, the model reaches a state which falsifies specification (1).
[mc]square takes about 4 seconds to check the formula and generates 104,338
states that need 45 MB of memory. MCESS needs about 10 seconds to generate
the bytecode and about 1 second to check the formula. Since MCESS uses an
on-the-fly model checking algorithm it only needs to explore 20,163 states and
uses approximately 23 MB of memory for storing the state space. Building the
complete state space with a simple reachability formula produces 107,640 states
in about 4.5 seconds and needs 119,08 MB of memory.
To fix the error in this example, we only have to deactivate interrupts while i
is incremented. To do so, we insert the statement cli(); just before line 16 and
sei(); just after line 16. Now the formula is found to be valid by both model
checkers.
Important to notice is that the size of the state space drops to 68,340 states
in mc[square] and 70,416 states in MCESS, respectively. The lower state count
results in a shorter exploration time and reduced memory consumption for storing
the states, mc[square] needs about 3 seconds and 30 MB of memory, MCESS
requires about 10 seconds for translation, 3 seconds to check the model, and
78 MB of memory. The reason for the decreased state count is that now the
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interrupt can not be triggered during the execution of i++. On assembly level
the instruction i++ is split up into five instructions.
6.2 Traffic Light Example
In this section a program is presented that was developed as an exercise in a
laboratory course at the embedded software laboratory. It is an implementation
of a traffic light that is only controlled by time. The implementation is shown in
Listing 1.2. The only influence from the outside is an emergency switch that puts
the traffic light into an emergency off state. The normal operation is controlled
by an interrupt that is triggered by a timer overflow of timer 0. The emergency
button is implemented by a button that is connected to a pin at port D. If this
button is pressed, it raises an interrupt. The interrupt handler of this interrupt
disables the timer and sets the traffic light into the emergency state.
We want to verify that the program is in well defined states all the time and
that the emergency state (PORTA=0xf8) is never left if it is entered once. This is
encoded in formula (2).
AG (porta = 0 ∨ porta = 0xfb ∨ porta = 0xfd ∨ porta = 0xfe ∨
AG porta = 0xf8)
(2)
This formula is rejected. [mc]square needs about 1 second to build the state
space and to model check it. The state space has 9,435 states and 5 MB are
needed to store all states. MCESS checks the model (94 states) in less than
1 second and needs less than 1 MB. It needs 11 seconds for translation. The
complete state space (9,758 states) is searched in about 1 second and 22 MB.
By inspecting the counterexample, we find out that the error happens in the
interrupt handler of external interrupt 0 (SIGNAL (SIG_OVERFLOW0) {...}). In
case both interrupts (external interrupt and timer overflow interrupt) occur at
the same time, first the interrupt handler of the external interrupt is executed.
In this interrupt handler the timer is deactivated. But the flag that the timer 0
overflowed is not reset. Hence after the interrupt handler of the external interrupt
is finished, the interrupt handler of the timer overflow is called. This handler sets
port A to 0xfd. By this the traffic light leaves the emergency state. To fix this
error we insert instruction TIFR=(1<<TOV0); in line 33, which resets the flag
storing that the timer overflow interrupt has to be called. Now the formula is
verified.
[mc]square needs about 1 second to verify this formula. 9,445 states are cre-
ated that need 5 MB of memory. Checking the formula with MCESS also takes
about 1 second and results in 9,750 states which need 22 MB. The translation
takes 10 seconds.
6.3 Remarks
Taken this first results, both implementations show similar performance. Due
to the on-the-fly algorithm that MCESS uses, the size of the generated state
spaces can differ drastically in case that an error is found. However, the usage
of such an algorithm can lead to a blow up of the state space since it is directly
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Listing 1.2. Implementation of a Traffic Light
#include <avr/io.h> // access to I/O-registers
#include <avr/interrupt.h> // interrupt handling
#include <avr/signal.h> // signal handling
5 volatile char status=0;
void init(void){
DDRA = 0xff; // PORTA as output
PORTA = 0x00;
10 DDRD = 0x00; // PORTD as Input
PORTD = 0xff; // activate pull-up
TCNT0 = 0x00; // counter register = 0
OCR0 = 0x00; // compare register = 0
TCCR0 = 0x00; // stop timer 0
15 MCUCR |= (1<<ISC01); // enable ext IR0
GICR |= (1<<INT0); // enable ext IR0
TIMSK |= (1<<TOIE0); // enable timer 0 IR
TCCR0 = 0x05; // start timer 0
}
20
int main (void){
init();
sei(); // global IR enable
while(1){
25 //do something here
}
return(1);
}
30 SIGNAL (SIG_INTERRUPT0) {
status = 0;
TCCR0 = 0x00; // stop timer 0
PORTA = 0xf8;
}
35
SIGNAL (SIG_OVERFLOW0){
TCCR0 = 0x00; // stop timer 0
status++; // increment status
if(status<80){ // choose action depending on status
40 PORTA = 0xfb; // red 1111 1011
} else {
if (status<115) {
PORTA = 0xfd; // yellow 1111 1101
} else {
45 if (status<220){
PORTA = 0xfe; // green 1111 1110
} else {
PORTA = 0xfd; // yellow 1111 1101
}
50 }
}
TCNT0 = 0x00;
TCCR0 = 0x05; // restart timer 0
}
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influenced by the size of the formula. The differences in memory consumption
come from the fact that [mc]square uses run-length encoding. This compression
algorithm causes an increase of the time that [mc]square needs for building the
state space and model checking it (5–10 times). It is important to notice that
the memory consumption is only measured for the complete state space. The
temporary memory consumption of both implementations is higher. [mc]square
needs more temporary memory since it uses a GUI and runs in the Java Virtual
Machine.
Although both implementation are based on different approaches, the sizes of
the entire state spaces are nearly the same. They only differ by a negligible small
portion. In the programs used a considerable amount of time is consumed by the
translation process in MCESS. When checking programs with larger state spaces
this amount of time can be neglected since it increases only linear in program
length and not in state space size.
The maximum size of state spaces that can be generated with [mc]square
is about 2,000,000 states per gigabyte RAM. The maximum size of the state
space for MCESS is about 800,000 per gigabyte RAM since it does not use a
compression algorithm. [mc]square may produce less states per gigabyte RAM if
the distribution of the values is unfortunate.
7 Conclusion & Future Work
This paper describes the basic idea to model check hardware dependent assembly
code for a specific microcontroller. The advantages to model check the assembly
code are manifold. The semantics of assembler code is easier and better docu-
mented than the semantics of C code. All errors that could be introduced during
the development phase can be found in the assembly code file. This includes
compiler errors. The assembly code is the code that finally is transferred to the
microcontroller. The hardware dependency helps to decrease the size of the gen-
erated state space and makes it possible to state properties including all features
that are present on a microcontroller.
Two approaches that model check the assembly code are presented. The first
approach uses an existing simulation framework to build the state space. The
second approach translates the assembly code together with an description of the
hardware into bytecode for the NIPS virtual machine for state space generation.
For both approaches a implementation is described.
Two programs were uses to demonstrate the basic features of both implemen-
tations. Only small programs were used for clarity. It is important to mention
that both programs could not be checked by general purpose C code model check-
ers or StEAM without applying manual abstractions, creating an environment,
or annotating the program. Those changes were not needed by [mc]square and
MCESS. As mentioned in Sect. 6.3, both model checkers can deal with much big-
ger programs. Although both approaches are implemented differently, the sizes
of the generated state spaces are similar. This increases the trust that the state
spaces were generated correctly. Furthermore the model checking results of both
approaches were equal while [mc]square does CTL and MCESS does LTL model
checking.
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In the future we want to compare both approaches in depth because we want
to find out in which situation which approach is better suited. Additionally we
want to find out whether it is desirable to use both implementations at once.
Such a proceeding could increase the trust in the validity of the results.
This is a first step towards an integration of model checking into the develop-
ment process for embedded systems. In both approaches model checking of the
program is done without the need to prepare the program. Although the model
checking is done on assembly level, information can be presented in terms of
the original C code. At present both model checkers can only be used to model
check code for the ATMEL ATmega 16 microcontroller. Both approaches can be
extended to model check code for other microcontrollers. The effort doing this
may vary.
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